

8

7

6

5

4

3

2

1

NOTES: UNLESS OTHERWISE SPECIFIED

1. SPECIFICATIONS/TOLERANCES:

A. FABRICATE PER IPC-6012, CLASS 2, USING PROVIDED DATA FILES 600-60699-01\_03.TGZ OR 600-60699-01\_03.ZIP.

B. ALL SPECIFICATIONS USED SHALL BE PER THEIR LATEST REVISIONS.

C. THE DIMENSIONS OF CIRCUIT FEATURES IN THE PROVIDED DATA MAY BE ADJUSTED ONLY TO COMPENSATE FOR PROCESS TOLERANCES; ADDING, REMOVING OR RELOCATING CIRCUIT FEATURES, INCLUDING NON-FUNCTIONAL PADS, IS NOT ALLOWED, AND THE DESIGN OF ALL PLANE STRUCTURES MUST BE MAINTAINED TO ENSURE PROPER ELECTRICAL PERFORMANCE.

D. REMOVE ALL BURRS AND BREAK SHARP EDGES, .381 [.015] MAX RADIUS.

E. PARENTHETICAL INFORMATION IS FOR REFERENCE ONLY.

F. REPAIR OF PCB DEFECTS IS NOT PERMITTED.

2. DIELECTRIC MATERIAL:

A. DIELECTRIC MATERIAL SHALL BE PER IPC-4101/99, /124, /126 OR /129 (RoHS COMPLIANT EPOXY-GLASS).

B. MINIMUM DIELECTRIC THICKNESS SHALL BE .051 [.002] FOR REFERENCED STACK-UP DIMENSIONS OF .076 [.003] OR GREATER; IPC-6012 REQUIREMENTS SHALL OTHERWISE APPLY. SINGLE-PLY CONSTRUCTION IS ALLOWED.

C. SEE LAYER STACK-UP FOR REQUIRED COPPER WEIGHTS AND THE FINISHED PCB THICKNESS. IF SPECIFIED, 1/3 OZ. STARTING FOIL MAY BE ACHIEVED BY 1/2 OZ. FOIL REDUCTION.

D. FINISHED PCB THICKNESS SHALL BE MEASURED OVER LANDS AND/OR CONDUCTORS NOT COVERED BY SOLDER MASK.

3. DRILLING:

A. VIA DIAMETERS (TOL. = +.051/- DRILL DIAMETER [+0.020/- DRILL DIAMETER]) SHALL BE VERIFIED BEFORE PLATING; ALL OTHER HOLE DIAMETERS SHALL BE VERIFIED AT FINAL INSPECTION.

B. LAYER-TO-LAYER MISREGISTRATION SHALL BE .127 [.005] MAXIMUM.

4. SOLDER MASK:

A. APPLY LPI SOLDER MASK USING PROVIDED DATA.

B. SOLDER MASK SHALL BE PER IPC-SM-840, CLASS T, COLOR BLUE

C. THE DIMENSIONS OF SOLDER MASK-DEFINED PADS ON PLANES AND/OR WIDE CONDUCTORS SHALL NOT BE MODIFIED.

5. MARKING:

A. MARK PCB PER PROVIDED DATA USING SILKSCREEN OR AUTOMATED INJET PROCESSING WITH PERMANENT, NON-CONDUCTIVE INK, COLOR WHITE.

B. SUPPLIER ID AND TRACEABILITY INFORMATION SHALL BE APPLIED USING PERMANENT, NON-CONDUCTIVE INK, COLOR WHITE.

C. INK SHALL NOT BE APPLIED TO ANY SOLDERABLE SURFACE.

6. ELECTRICAL TEST:

A. DESIGN VERIFICATION SHALL BE DONE PRIOR TO PCB FABRICATION USING SUPPLIED VALOR ODB++ DATABASE, OR GERBER DATA AND AN IPC-D-356 NETLIST.

B. ALL PCBs SHALL BE 100% ELECTRICALLY TESTED FOR OPENS AND SHORTS USING PROVIDED DATA.

C. APPLY TEST STAMP IN NON-LEGEND AREA ON REAR SIDE OF PCB; OK TO APPLY TO PANEL RAILS IF SPACE DOES NOT PERMIT.

7. FINAL FINISH:

A. FINAL FINISH SHALL BE ELECTROLESS NICKEL/IMMERSION GOLD (ENIG) PER IPC-4552.

8. IMPEDANCE:

A. IMPEDANCE TOLERANCE SHALL BE +/- 10%.

B. SEE LAYER STACK-UP FOR IMPEDANCE REQUIREMENTS.

9. IF PANELIZATION SPECIFICATIONS ARE PROVIDED, THE PCBs SHALL BE DELIVERED IN PANEL FORM. HOWEVER, THESE SPECIFICATIONS MAY BE CHANGED AS REQUIRED BY THE CONTRACT MANUFACTURER TO SUPPORT VOLUME ASSEMBLY REQUIREMENTS.

10. A2 - THE ANTENNA REGION WITH COPPER CLEARANCE (RECOMMENDED BY QUALITY TEAM FOR PRODUCTION BUILD)

61.695  
+/- 10%

(.XXXX)

(.XXXX)

(.XXXX)

(.XXXX)

(.XXXX)

LAYER DESCRIPTION

COPPER WT

SE IMP OHMS

SE TRACE WIDTH

REF LAYER

CPW(50E) WIDTH/SPACE

REF LAYER

DIFF IMP OHMS

DIFF TRACE WIDTH/SPACE

REF LAYER

L01 - TOP

1.85

50E

5.9

02

7.1/4.0

02

90E

4.5/4.5

02

L02 - GND1

1.26

--

---

---

-----

---

---

---/---

---

L03 - SIG1

1.26

50E

6.2

02

-----

---

90E

4.5/5.5

02

L04 - SIG2

1.26

50E

6.2

05

-----

---

90E

4.5/5.5

05

L05 - GND2

1.26

--

---

---

-----

---

---

---/---

---

L06 - BOTTOM

1.85

50E

5.9

05

-----

---

90E

4.5/4.5

05

STACK-UP( UNIT IN MILS )

SEE BOM

SEE BOM

NEXT ASSY

USED ON

APPLICATION

UNLESS OTHERWISE SPECIFIED  
DIMENSIONS ARE IN METRIC  
WITH INCHES IN BRACKETS  
.XXX .XX ANGLES  
±.064 ±.13 ±.5°  
[±.005] [±.01]

2

7

THE INFORMATION CONTAINED HEREIN IS CONFIDENTIAL AND PROPRIETARY TO Infineon technologies AG AND SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED FOR ANY DESIGN, MANUFACTURE, OR OTHERWISE, EXCEPT WHEN SUCH USER POSSESSES AUTHORIZATION FROM Infineon

DO NOT SCALE DRAWING

APPROVALS

DATE

DRAWN

ENGINEER

CHECKER

QA

PROJ. ENG.

SANTHOSH R

VAMSHI K

SANTHOSH R

-

-

15/04/24

15/04/24

15/04/24

-

-

TITLE

SIZE

CAGE CODE

IN P/N

SCALE

SHEET

REV

PCB FABRICATION,

CY8CKIT-062S2-AI PSoC™ 6 AI EVALUATION KIT

D

-

610-60699-01

1/1

1 OF 2



03

Infineon

Infineon Technologies AG  
Am Campeon 1-15  
85579 NEUBIBERG - GERMANY

COMPUTER GENERATED DRAWING  
DO NOT CHANGE MANUALLY

ALLEGRO FILE: 600-60699-01\_03.BRD



DRILL CHART: TOP to BOTTOM							
ALL UNITS ARE IN MILS							
FIGURE	FINISHED_SIZE	DRILLED_SIZE	ROTATION	FINISHED_TOL	DRILLED_TOL	PLATED	QTY
-	8.0	-	-	+3.0/-3.0	-	PLATED	637
⊘	39.37	-	-	+3.0/-3.0	-	PLATED	15
*	25.59	-	-	+2.0/-2.0	-	NON-PLATED	4
*	31.5	-	-	+2.0/-2.0	-	NON-PLATED	2
⊠	118.11	-	-	+2.0/-2.0	-	NON-PLATED	4
⊘	55.12x23.62	-	90.000	+3.0/-3.0	-	PLATED	4
⊘	66.93x23.62	-	90.000	+3.0/-3.0	-	PLATED	4